KNUSTSpace >
Theses / Dissertations >
College of Engineering >

Please use this identifier to cite or link to this item: http://hdl.handle.net/123456789/364

Title: Minimisation of Test Application time in the scan technique
Authors: Opare Adu-Boahen, Kwasi
Issue Date: 15-Jul-2010
Abstract: The focus of this study is on how test application time in the scan technique can be minimised. A novel method of how this can be achieved, called the Vector Match Approach, is presented. It takes advantage of matching patterns in test vectors, by rearranging them such that those with matching patterns are closer to each other. Flow charts describing the logic of the algorithm and an example, illustrating how it works are also shown. In addition, the circuit architecture for the Vector Match Approach is presented. It incorporates a scan register and a multiple-input signature register (MISR) together with the circuit under test.
Description: A Thesis submitted to the Department of Telecommunication Engineering, Kwame Nkrumah University of Science and Technology in partial ful lment of the requirements for the degree of Master of Science
URI: http://hdl.handle.net/123456789/364
Appears in Collections:College of Engineering

Files in This Item:

File Description SizeFormat
Kwasi AduBoahen Opare MSc Telecom Eng.pdf988.44 kBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback