DSpace
 

KNUSTSpace >
Theses / Dissertations >
College of Engineering >

Please use this identifier to cite or link to this item: http://hdl.handle.net/123456789/5357

Title: A 40–100 MHz phase-locked loop frequency synthesizer with built-in self-test
Authors: Yankey, Jephthah
Issue Date: 9-Dec-2012
Abstract: The Phase locked loop (PLL) is one of the most important devices in modern electronic systems. PLLs are widely used for clock generation or frequency synthesis in communication systems, computers, radio and other electronic applications. However, due to the use of expensive external equipment and amount of time involved, traditional VLSI testing methods are inefficient for testing of PLLs. In this thesis, a fully functional PLL frequency synthesizer which operates from 40MHz to 100MHz is designed. The designed PLL exhibits phase noise of -71dBc/Hz at 1kHz, which is low enough for a wide array of applications. To solve the testing problem, Built-In Self-Test (BIST) is employed. A BIST scheme based on a defect-oriented method of testing is proposed. A prototype adds BIST circuitry, a good part of which is derived from existing components of the original design. The PLL BIST scheme is generic and hence portable to similar PLL designs. One significant addition unit is a simple response collector that combines shifting and counting functionalities. The entire system is designed in a typical CMOS process using a 3V power supply which is commonly found in today’s portable products. Spectre® simulations of the PLL show that it is capable of synthesizing any frequency between 40 and 100MHz within a reasonably short acquisition time. The output waveform of the generated signal is clean and shows no spikes whatsoever. Experimental simulations also reveal that the BIST circuitry is capable of generating the exact test pattern needed. It also performs efficiently all the unique checks which make up the PLL BIST. The final test output is very consistent and produces the same results for a number of different runs of the simulation.
Description: A thesis submitted to the Department of Computer Engineering, Kwame Nkrumah University of Science and Technology, in partial fulfillment of the requirements for the degree of Master of Philosophy in Computer Engineering, November-2012
URI: http://hdl.handle.net/123456789/5357
Appears in Collections:College of Engineering

Files in This Item:

File Description SizeFormat
JephthahYankey.pdf4.58 MBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback